FPGA-Based Variable Length Decoders
نویسندگان
چکیده
A straightforward and fair comparison of variable length decoders is extremely difficult due to different implementation approaches, e.g., different codeword tables, IC technologies, design styles, and compression ratios. On the other hand, reconfigurable platforms provide fast design iteration times to change the design variables. Therefore, the variable rate symbol-parallel Variable Length Decoding (VLD) approach has been compared to FPGA-based variable length decoders presented in literature. The behavioural non-optimized VHDL model of the decoder has been mapped onto the FPGAs used in the references in order to guarantee same technological features. The variable rate symbol-parallel decoder provides 16-100 % better throughput at 2-3.6 times lower frequencies than the referenced designs.
منابع مشابه
Efficient FPGA-based Architectures of Finite Alphabet Iterative Decoders for Flash Memories
We present finite alphabet iterative decoders (FAIDs) for hard-decision decoding and 2-bit precision softdecision decoding of column-weight-four low-density paritycheck (LDPC) codes which are applicable for flash memories, and discuss their hardware implementations on FPGA. We show that 3-bit FAIDs provide superior error-rate performance in the error floor compared to 4-bit and 5-bit offset-min...
متن کاملHigh Speed Low Power Adaptive Viterbi Decoder Architecture for Underwater Acoustic Communication with Turbo Codes
Underwater acoustic communication module based on Orthogonal Frequency Division Multiplexing (OFDM) uses rate 1⁄2 convolutional encoders and Turbo decoders for error control coding. Turbo decoders are designed with two Viterbi decoders that operate in sequence to improve Log Likelihood Ratio (LLR). The computation complexity of Viterbi decoders limits their use for high speed decoding as the de...
متن کاملContext adaptive binary arithmetic decoding on transport triggered architecture
Video coding standards, such as MPEG-4, H.264, and VC1, define hybrid transform based block motion compensated techniques that employ almost the same coding tools. This observation has been a foundation for defining the MPEG Reconfigurable Multimedia Coding framework that targets to facilitate multi-format codec design. The idea is to send a description of the codec with the bit stream, and to ...
متن کاملReduced-Latency and Area-Efficient Architecture for FPGA-Based Stochastic LDPC Decoders
This paper introduces a new field programmable gate array (FPGA) based stochastic low-density parity-check (LDPC) decoding process, to implement fully parallel LDPCdecoders. The proposed technique is designed to optimize the FPGA logic utilisation and to decrease the decoding latency. In order to reduce the complexity, the variable node (VN) output saturated-counter is removed and each VN inter...
متن کاملAn Alternative FPGA Implementation of Decoders for Quasi-Cyclic LDPC Codes
Due to their Shannon-limit-approaching performance and low-complexity decoding, low-density parity-check (LDPC) codes have been used for forward error correction in a broad-range of communication and storage systems. In addition to its low-complexity, the iterative decoding algorithm used for decoding LDPC codes is inherently parallel. To exploit the parallelism at a larger extent, a significan...
متن کامل